We propose simple analog MOS circuits producing one-dimensional optical flows aiming at the realization of compact motion-sensing circuits. In the proposed circuit, the optical flow is computed by a number of local motion sensors which are based on biological motion detectors. Mimicking the structure of biological motion detectors made the circuit structure quite simple, compared with conventional velocity sensing circuits. Extensive simulation results by a simulation program of integrated circuit emphasis (SPICE) indicated that the proposed circuits could compute local velocities of a moving light spot and showed direction selectivity for the moving spot, which implies that a high-resolution motion-sensing chip can be realized using standard analog very large-scale integration (VLSI) technology.
Introduction
Early visual processing circuits in biological and artificial visual systems facilitated subsequent higher-order visual processing. Among the visual functions of biological systems, the ability to detect motion is believed to be an important and fundamental visual modality. For instance, in flying insects, wide-field and direction selective neurons are major components of the optmotor pathway for flight stabilization. [1] [2] [3] [4] In the case of primates, the eyeball frequently makes small visual shifts in order to capture the image of an interesting object on the retinal fovea. 5, 6) The movement of the eyeball and visual moving objects induce optical flows on the retina. These facts indicate that detecting local motion at an early stage plays an important role in motion detection for the subsequent aggregation process in visual area 1 (V1), the middle temporal (MT) area and other areas. 5, 7, 8) Real-time computation of the optical flows with high spatial resolution requires massive amount of computational power if the computation is based on traditional algorithms in the research field of computer vision. 9, 10) On the other hand, neuromorphic vision chips, the development and fabrication of which have recently been reported in the literature, certainly act as powerful visual preprocessors due to their analog, parallel and real-time operations. [11] [12] [13] [14] Those operations spontaneously arise from mimicking the structure of biological early vision systems. Analog very large-scale integration (VLSI) is a key technology for implementing such neuromorphic systems since a large number of unit circuits can be integrated on a small chip area.
Recently, several vision chips computing the optical flow have been proposed and fabricated. [15] [16] [17] [18] [19] These chips can be classified into two kinds depending on the computational method for obtaining the optical flow: 1) solving the mathematical equations by analog circuits, [15] [16] [17] 2) mimicking the biological structure which is responsible for motion detection. 18, 19) The former requires precise device matching for the calculation. The latter approach seems to be attractive since biological circuits do not require the precise matching of individual neurons and instead attain the correct computation by a large number of neurons. The fabricated chips utilize local gram of integrated circuit emphasis (SPICE). Section 5 is devoted to summary and discussion. Figure 1 shows the local correlation scheme used to account for velocity sensitive responses of neurons to moving objects.
Correlation Neural Networks for Motion Detection
1, 2, 7) A primitive correlation neural network consists of two photoreceptors (P 1 and P 2 ), a delay neuron (D), and a correlator (C), as shown in Fig. 1(a) . Since the photoreceptors view adjacent points in space and project to the correlator, the object moving past these receptors generates sequential responses. The arrival of signals from P 1 at the correlator is delayed by the delay neuron. The output signal is a correlation value representing the product of delayed and undelayed signals from D and P 2 .
Let us introduce the object velocity v and the distance d between P 1 and P 2 . When the object moves from P 1 to P 2 in the time t s longer than the delay time t d , the delayed and undelayed signals from D and P 2 do not coincide at the correlator, as shown in Fig. 1(b) . Under this condition, the object
If the object moves from P 1 to P 2 in a time equal to the delay time, that is v = v 0 , the delayed and undelayed signals coincide at the motion detectors to correlate signals sampled at one location in the image with those sampled after a delay at adjacent locations, as in primates, birds and insects. Those detectors can produce the optical flows on the basis of an analog and massive parallel computation. However, the unit circuit still occupies a relatively large area on the chip, which results in low spatial resolution and a small fill factor.
In this paper, based on the latter approach, we propose analog MOS circuits for local motion detection aiming at the realization of a smart unit circuit with high spatial resolution and a large fill factor. Although the proposed unit circuit consists of a small number of transistors, it can detect the bidirectional motion over a wide velocity range. This paper is organized as follows. In §2, after introducing neural networks for motion detection, we propose correlation networks possessing mutual connections between neighboring unit cells which respond to bidirectional motion of the visual object. Then in §3, we propose MOS circuits which produce velocity sensitive responses and estimate maximum detectable velocities for the circuits. Section 4 shows the behavior of the proposed circuits simulated by a simulation procorrelator [ Fig. 1(c) ]. Namely, the output signal of the correlator becomes maximum at the coincidence (v = v 0 ). On the other hand, if the object moves from P 1 to P 2 in a time shorter than the delay time, it means v > v 0 , the output signal monotonically decreases as v → ∞ [ Fig. 1(d) ]. Thus, in the case of v ≤ v 0 , the network can detect the object velocity by the monotonically increasing output signal as v → v 0 . Since v 0 determines the velocity sensitive region of the network, we call v 0 maximum detectable velocity.
When the object moves in the opposite direction (P 2 to P 1 ), the delay mechanism increases the separation between the delayed and undelayed signals. Therefore, the primitive correlation network cannot respond to an object moving in the opposite direction. In order to construct a network which detects the direction of the motion, either from P 1 (rightward motion) or from P 2 (leftward motion), we propose a bidirectional correlation network, as shown in Fig. 2 . We use the term cell to refer to a set of neurons as shown within the dashed-line box of Fig. 2(a) . In each cell, the photoreceptor produces three undelayed signals. One of those signals is given to the correlator in the same cell, while the other two are connected to two delay neurons in the cell. The delayed signals are given to correlators in the neighboring cells through positive (open circles) and negative (filled circles) connections. Thus, the correlator in the ith cell outputs the product of the signal from P i and the differential signal between the delayed signals from D i −1 and D i +1 .
In the bidirectional correlation network, the sign of the output signal depends on the direction of the moving object, as shown in Fig. 2(b) . When the object moves from P 1 to P 3 , the correlator C 2 outputs a positive signal, while C 2 outputs a negative signal for the opposite direction (P 3 to P 1 ) due to the positive and negative connections between the neighboring cells.
Recall that the correlators each have a nonmonotonic response for the object velocity, as in the primitive network shown in Fig. 1 . In the bidirectional network, the correlators generate a monotonically increasing response for increasing object velocity only when v ≤ |v 0 |.
Velocity Sensing Circuits for the Bidirectional Correlation Network
In this section, we propose a velocity sensing circuit (VSC) and VSC network which correspond to the cell and the bidirectional correlation network discussed in the preceding section. Then, we estimate the maximum detectable velocity for the proposed VSC network. Figure 3 shows a VSC corresponding to the ith cell in Fig.  2 (a). The circuit can be separated into two blocks; 1) a delay circuit, and 2) an operational transconductance amplifier (OTA) 13) consisting of a p-type current mirror and a differential pair. In the following section, an input current I in,i given to the ith VSC is assumed as a photocurrent generated by a photodiode.
When the input photocurrent I in,i is applied to the ith VSC, the ith delay circuit generates delayed and In order to estimate v 0 , we must obtain time courses of D out (t) and the rise time t c of the delay circuit. Extracting a core circuit producing the delay signal from the VSC, as shown in Fig. 7 , and applying Kirchhoff's current law at node (a) in the figure, we can obtain
where D out (t) is the potential at node (a), C d the value of the capacitance, I in (t) the input current, V Tn the threshold voltage of the nMOS transistor, µ n the electron mobility, C ox the gate capacitance and W/L the ratio of the channel width to the channel length. Assuming the light spot appears at t = t 0 and disappears at t = t 1 , the input current is represented by
where I 0 the magnitude of the input photocurrent. Then, one can obtain the solution to eq. (3.2) as
boring VSC are connected to each other with pass transistors. Then, the following equation is obtained around the ith node,
where V i is the potential at the ith node and G the conductance of the pass transistor. It should be noted that eq. (3.1) corresponds to the simplified algorithm for obtaining the optical flow. 20, 21) The pass transistors inhibit singular outputs caused by device mismatches of the transistors in the circuits since the outputs are spatially and temporally smoothed by the horizontal connections. Furthermore, these connections ensure the condition that the local velocities must be spatially and temporally continuous. 9, 10) Figure 5 accounts for operations of the ith VSC with G = 0. In the figure, the moving object is assumed to be a light spot, which indicates that only one photodiode will be activated at a time. When the light spot moves rightward [ Fig. 5(a) ], the ith OTA receives the delayed voltage D out,i −1 from the (i − 1)th VSC (left) through V in+,i . Thus, when the photocurrent is applied to the ith VSC, the VSC produces a positive output current I out,i . Similarly, a negative output current is obtained when the spot moves leftward since the ith OTA receives the delayed voltage D out,i +1 from the (i + 1)th VSC (right) through V in-,i , as shown in Fig. 5(b) . It should be noted that the sign of the output is the same as that of (V in+,i − V in-,i ) and that the output current I out,i can be obtained only when the input photocurrent I in,i is applied.
In the proposed VSC network shown in Fig. 4 , the output function of the VSC is nonmonotonic for the velocity of 
delay circuit OTA Fig. 3 . A velocity sensing circuit (VSC) which corresponds to the ith cell in Fig. 2(a) . The delay neurons and correlator in the cell are implemented into analog circuits by the delay circuit (left) and operational transconductance amplifier (right), respectively. 
we can obtain the rise time as 6) and then the maximum detectable velocity as
From eq. (3.7), it is observed that v 0 can be increased by decreasing C d and V Tn , and increasing L v , β and I 0 . In the next section, after simulating static and transient responses of the VSC and VSC network, we estimate the maximum detectable velocity of the proposed circuits using practical device parameters.
Simulation Results
In this section, we conduct SPICE simulations for the VSC and VSC network shown in Figs. 3 and 4 . In the simulations, we use typical parameter values for all transistors assuming 1 µm CMOS process, as listed in Table I . These transistors can be easily realized in standard analog VLSI technology.
Static responses of the VSC were evaluated in order to show characteristics of MOS transistors used in the following simulations. Figure 8 shows output currents of the ith VSC as a function of the differential voltage V dif (≡ V in+,i − V in-,i ) and the magnitude of the input current I in,i . In the simulations, V in-,i and I in,i were set at 1 V and (0.2, 0.6, 1) µA, respectively. Throughout the static simulation of the VSC, the response was the same as that of a traditional OTA. For the given physical parameters, the linear ranges were approximately obtained as |V dif | < (0.05, 0.08, 0.1) V for I in,i = (0.2, 0.6, 1) µA, respectively.
Transient responses for the core delay circuit of the VSC are shown in Fig. 9 . The initial value of D out was set at V Tn (= 1 V). The input current I in was set at 1 µA and was applied only when t 0 (= 0 s) ≤ t ≤ t 1 (= 2 µs). The capacitance C d was fixed at 1 pF. In the figure, open circles represents the response of D out obtained by the SPICE simulation. Equation (3.5) is also plotted by filled diamonds in the figure. The response of the delay circuit obtained by SPICE agreed well with the calculated responses.
Using two VSCs connected to each other, we investigated the transient responses of the VSC network. Figure 10 shows the connection between the VSCs and their transient responses. In the simulation, the pulse input currents I in,1 and I in,2 were applied to the circuit. The width of the pulses was fixed at 1 µs, while initial and pulsed currents were set at 0 A and 1 µA, respectively. When I in,1 was applied to VSC 1 , we plotted the maximum output current of the ith VSC, that is max[I out,i (t)], during application of the photocurrent to the VSC. The sign of the output current I out,i was changed by the motion direction and the current was approximately proportional to the velocity of the light spot for |v| < v 0 . From the figure, we can obtain v 0 ≈ 316 m/s. With the physical parameters listed in Table I , the calculated
is 456 m/s. The difference between the SPICE and calculated results was generated by the definition of the rise time of the delay circuit as D r = 0.9D e . When D r → D e , the calculated v 0 approaches the SPICE results. As described in §3, v 0 can be controlled by V Tn , I 0 , β, L v and C d . Among those physical parameters, the capacitance C d is very important with respect to integration density. In the above simulations, C d was set at 1 pF and occupied an area of 34 µm × 34 µm on the chip. In order to increase the integration density, C d must be realized as small an area of the chip possible, which results in large v 0 . Figure 12 Note that the maximum detectable velocity v 0 is restricted the delayed and undelayed voltages (D out,1 and V b,1 ) started to increase. Then, I in,1 ceased at t = 1 µs and D out,1 started to decrease. Under this condition, it was confirmed that the output current I in,1 of VSC 1 was not generated because VSC 1 did not receive delayed voltage D out,2 from VSC 2 . It should be noticed that V b,1 yields a short delay time when I in,1 is changed due to the gate capacitances of MOS transistors connected with the V b,1 node. This short delay produces a small negative I in,1 when I in,2 is applied. The reason for the generation of the small current is that VSC 1 receives the small V b,1 and D out,2 through V in-,1 while V b,1 is larger than V Tn , which produces negative I out,1 . When I in,2 was applied to VSC 2 , the delayed voltage D out,1 from VSC 1 and I in,2 generated the output current I in,2 , as expected. The small I in,2 was obtained when I in,2 disappeared due to the short delay time of V b,2 . Figure 11 shows the velocity sensitivity of the VSC network for the light spot. The length of VSC (photodiode) L v , distance between the neighboring cell L d and the capacitance C d were fixed at 100 µm, 9 µm and 1 pF, respectively. Since the output currents of the VSCs are not static values, by the rise time of the photodiode. Neglecting the rise time of the photodiode, the proposed circuit could detect velocities over 5 km/s. When the rise time and length of the photodiode are set at 100 ns and 100 µm, the photodiode can respond to a velocity of 1 km/s, which determines the upper limit of the detectable velocity of the VSC network. The chip layout, which was recently fabricated at the Electron Device Research Center in Toyohashi University of Technology (5 µm CMOS process), 22) is shown in Fig. 13 . In order to investigate basic operations of the VSC network, relatively large capacitances were implemented [(10, 50, 100) pF]. A single VSC occupied an area of 425 µm × 385 µm in the absence of the capacitance.
Summary and Discussion
Based on the neuromorphic approach, we proposed analog MOS circuits for local motion detection and showed the performances of the circuit using SPICE. Although the proposed VSC consists of a small number of transistors, it successfully detected the bidirectional motion over a wide range of the velocity. If the proposed circuits are integrated into a 1 µm CMOS process, the VSC occupies an area of only 87 µm × 87 µm when the capacitance is set at 1 pF. Assuming the area of a photodiode to be 120 µm × 120 µm and a capacitance of 1 pF, the fill factor becomes approximately 65.2%. Two-dimensional motion can be detected by arranging the one-dimensional networks in Fig. 2 to x and y axes. Namely, vector summation of the velocities u and v for x and y axes, respectively, enables one to measure two-dimensional velocities. However, it is not common sense to consider that biological systems require such individual velocities for twodimensional motion detection.
Let us consider the scalar summation of the velocities u and v. The weighed velocity s is expressed as The weighted velocity s does not represent the absolute local velocity, however, s is proportional to the velocity of the moving object when α and β are fixed. Thus, the weighted velocity represents a relative velocity of the moving object. It should be noted that the direction of motion could be detected by the neurons receiving the local velocities for x and y axes with weighted synaptic connections, that are α(x, y) and β(x, y). If the fields of α(x, y) and β(x, y) are continuous, a network could form topological maps between the directionselective columns and the direction of the movement, and respond selectively to the preferred direction of the movement. This implies that the orientation and direction columns in V1 and MT area could be formed according to the possible mechanism of the self-organization for α and β fields.
where α and β represent the weight strength. When α = β, s has the maximum and minimum values for the angles of movement π/4 and 5π/4, respectively. This implies that the weighed velocity s has direction selectivity according to the ratio of α to β. For given values of α and β, the angle of 
